A design automation methodology was presented to implement a 10 bits ADC with 9 ENOB, the most important circuit non-idealities were modeled and a suitable margin was left for other non-modeled ones.